

# VNH2SP30-E

# AUTOMOTIVE FULLY INTEGRATED H-BRIDGE MOTOR DRIVER

Table 1. General Features


Туре	R <sub>DS(on)</sub>	l <sub>out</sub>	V <sub>ccmax</sub>
VNH2SP30-E	19 mΩ max (per leg)	30 A	41 V

- OUTPUT CURRENT: 30A
- 5V LOGIC LEVEL COMPATIBLE INPUTS
- UNDERVOLTAGE AND OVERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT DOWN
- CROSS-CONDUCTION PROTECTION
- LINEAR CURRENT LIMITER
- VERY LOW STAND-BY POWER CONSUMPTION
- PWM OPERATION UP TO 20 KHz
- PROTECTION AGAINST: LOSS OF GROUND AND LOSS OF V<sub>CC</sub>
- CURRENT SENSE OUTPUT PROPORTIONAL TO MOTOR CURRENT
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE

#### **DESCRIPTION**

The VNH2SP30-E is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual monolithic High-Side drivers and two Low-Side switches. The High-Side driver switch is designed using STMicroelectronic's well known and proven proprietary VIPower™ M0 technology that allows to efficiently integrate on the same die a true Power MOSFET with an intelligent signal/ protection circuitry.

Figure 1. Package



The Low-Side switches are vertical MOSFETs STMicroelectronic's manufactured using proprietary EHD ('STripFET™') process.The three dice are assembled in MultiPowerSO-30 package on electrically isolated leadframes. This package, specifically designed for the harsh automotive environment offers improved thermal performance thanks to exposed die pads. Moreover, its fully symmetrical mechanical design allows superior manufacturability at board level. The input signals INA and INB can directly interface to the microcontroller to select the motor direction and the brake condition. The DIAGA/ENA or DIAGB/ ENB, when connected to an external pull-up resistor, enable one leg of the bridge. They also provide a feedback digital diagnostic signal. The normal condition operation is explained in the truth table on page 14. The CS pin allows to monitor the motor current by delivering a current proportional to its value. The PWM, up to 20KHz, lets us to control the speed of the motor in all possible conditions. In all cases, a low level state on the PWM pin will turn off both the LS<sub>A</sub> and LS<sub>B</sub> switches. When PWM rises to a high level, LSA or LS<sub>B</sub> turn on again depending on the input pin state.

Table 2. Order Codes

Package	Tube	Tape and Reel
MultiPowerSO-30	VNH2SP30-E	VNH2SP30TR-E

September 2004 1/26







Figure 3. Configuration Diagram (Top View)



**Table 3. Pin Definitions And Functions** 

Pin No	Symbol	Function
1, 25, 30	OUT <sub>A,</sub> Heat Slug2	Source of High-Side Switch A / Drain of Low-Side Switch A
2,4,7,12,14,17, 22, 24,29	NC	Not connected
3, 13, 23	VCC, Heat Slug1	Drain of High-Side Switches and Power Supply Voltage
6	EN <sub>A</sub> /DIAG <sub>A</sub>	Status of High-Side and Low-Side Switches A; Open Drain Output
5	INA	Clockwise Input
8	PWM	PWM Input
9	CS	Output of Current sense
11	IN <sub>B</sub>	Counter Clockwise Input
10	EN <sub>B</sub> /DIAG <sub>B</sub>	Status of High-Side and Low-Side Switches B; Open Drain Output
15, 16, 21	OUT <sub>B</sub> , Heat Slug3	Source of High-Side Switch B / Drain of Low-Side Switch B
26, 27, 28	GND <sub>A</sub>	Source of Low-Side Switch A (*)
18, 19, 20	GND <sub>B</sub>	Source of Low-Side Switch B (*)

Note: (\*) GNDA and GNDB must be externally connected together

**Table 4. Pin Functions Description** 

Name	Description
Vcc	Battery connection.
GND <sub>A</sub>	Power grounds, must always be externally connected together.
GND <sub>B</sub>	Power grounds, must always be externally connected together.
OUT <sub>A</sub>	Power connections to the motor.
OUTB	Power connections to the motor.
INA	Voltage controlled input pins with hysteresis, CMOS compatible. These two pins control the state of the bridge in normal operation according to the truth table (brake to V <sub>CC</sub> , Brake to GND, clockwise and
IN <sub>B</sub>	counterclockwise).
PWM	Voltage controlled input pin with hysteresis, CMOS compatible.Gates of Low-Side FETS get modulated by the PWM signal during their ON phase allowing speed control of the motor
EN <sub>A</sub> /DIAG <sub>A</sub>	Open drain bidirectional logic pins. These pins must be connected to an external pull up resistor. When externally pulled low, they disable half-bridge A or B. In case of fault detection (thermal shutdown of
EN <sub>B</sub> /DIAG <sub>B</sub>	a High-Side FET or excessive ON state voltage drop across a Low-Side FET), these pins are pulled
b,, .OB	low by the device (see truth table in fault condition).
cs	Analog current sense output. This output sources a current proportional to the motor current. The information can be read back as an analog voltage across an external resistor.


Table 5. Block Descriptions (see Block Diagram)

Name	Description
LOGIC CONTROL	Allows the turn-on and the turn-off of the High Side and the Low Side switches according to the truth table.
OVERVOLTAGE + UNDERVOLTAGE	Shut-down the device outside the range [5.5V16V] for the battery voltage.
HIGH SIDE AND LOW SIDE CLAMP VOLTAGE	Protect the High Side and the Low Side switches from the high voltage on the battery line in all configuration for the motor.
HIGH SIDE AND LOW SIDE DRIVER	Drive the gate of the concerned switch to allow a proper R <sub>DS(on)</sub> for the leg of the bridge.
LINEAR CURRENT LIMITER	Limits the motor current, by reducing the High Side Switch gate-source voltage when short-circuit to ground occurs.
OVERTEMPERATURE PROTECTION	In case of short-circuit with the increase of the junction's temperature, shuts-down the concerned High Side to prevent its degradation and to protect the die.
FAULT DETECTION	Signalize an abnormal behavior of the switches in the half-bridge A or B by pulling low the concerned ENx/DIAGx pin.

**Table 6. Absolute Maximum Rating** 

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	+ 41	V
I <sub>max</sub>	Maximum Output Current (continuous)	30	Α
I <sub>R</sub>	Reverse Output Current (continuous)	-30	Α
I <sub>IN</sub>	Input Current (IN <sub>A</sub> and IN <sub>B</sub> pins)	+/- 10	mA
I <sub>EN</sub>	Enable Input Current (DIAG <sub>A</sub> /EN <sub>A</sub> and DIAG <sub>B</sub> /EN <sub>B</sub> pins)	+/- 10	mA
I <sub>pw</sub>	PWM Input Current	+/- 10	mA
Vcs	Current Sense Maximum Voltage	-3/+15	V
	Electrostatic Discharge (R=1.5kΩ, C=100pF)		
	- CS pin	2	kV
V <sub>ESD</sub>	- logic pins	4	kV
	- output pins: OUT <sub>A</sub> , OUT <sub>B</sub> , V <sub>CC</sub>	5	kV
Tj	Junction Operating Temperature	Internally Limited	°C
T <sub>c</sub>	Case Operating Temperature	-40 to 150	°C
T <sub>STG</sub>	Storage Temperature	-55 to 150	°C

Figure 4. Current and Voltage Conventions



#### **Table 7. Thermal Data**

See MultiPowerSO-30 Thermal Data section (page )

## **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub>=9V up to 16V; -40°C<T $_{j}$ <150°C; unless otherwise specified)

Table 8. Power

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Operating supply voltage		5.5		16	V
IS	Supply Current	Off state: $ \begin{split} &\text{IN}_{A} = \text{IN}_{B} = \text{PWM} = 0  ;  T_{j} = 25  ^{\circ}\text{C}  ; \\ &\text{V}_{CC} = 13  \text{V} \\ &\text{IN}_{A} = \text{IN}_{B} = \text{PWM} = 0 \end{split} $		12	30 60	μΑ μΑ
		On state: IN <sub>A</sub> or IN <sub>B</sub> =5V, no PWM			10	mA
R <sub>ONHS</sub>	Static High-Side resistance	I <sub>OUT</sub> =15A; T <sub>j</sub> =25°C I <sub>OUT</sub> =15A; T <sub>j</sub> = - 40 to 150°C			14 28	$m\Omega$
Ronls	Static Low-Side resistance	I <sub>OUT</sub> =15A; T <sub>j</sub> =25°C I <sub>OUT</sub> =15A; T <sub>j</sub> = - 40 to 150°C			5 10	mΩ
V <sub>f</sub>	High Side Free-wheeling Diode Forward Voltage	I <sub>f</sub> =15A		0.8	1.1	V
I <sub>L(off)</sub>	High Side Off State Output Current (per channel)	$T_{j}$ =25°C; $V_{OUTX}$ =EN <sub>X</sub> =0V; $V_{CC}$ =13V $T_{j}$ =125°C; $V_{OUTX}$ =EN <sub>X</sub> =0V; $V_{CC}$ =13V			3 5	μA μA
I <sub>RM</sub>	Dynamic Cross-conduction Current	I <sub>OUT</sub> =15A (see fig. 8)		0.7		А

Table 9. Logic Inputs ( $IN_A$ ,  $IN_B$ ,  $EN_A$ ,  $EN_B$ )

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input Low Level Voltage	Normal operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an input pin)			1.25	٧
V <sub>IH</sub>	Input High Level Voltage	Normal operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an input pin)	3.25			٧
V <sub>IHYST</sub>	Input Hysteresis Voltage	Normal operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an input pin)	0.5			٧
\/.a.	Input Clamp Voltage	I <sub>IN</sub> =1mA	5.5	6.3	7.5	V
V <sub>ICL</sub>	input Clamp Voltage	I <sub>IN</sub> =-1mA	-1.0	-0.7	-0.3	V
I <sub>INL</sub>	Input Current	V <sub>IN</sub> =1.25 V	1			μΑ
I <sub>INH</sub>	Input Current	V <sub>IN</sub> =3.25 V			10	μΑ
V <sub>DIAG</sub>	Enable Output Low Level Voltage	Fault operation (DIAG $_X$ /EN $_X$ pin acts as an output pin); I $_{EN}$ =1mA			0.4	٧

# **ELECTRICAL CHARACTERISTICS** (continued)

## Table 10. PWM

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
$V_{pwl}$	PWM Low Level Voltage				1.25	V
I <sub>pwl</sub>	PWM Pin Current	V <sub>pw</sub> =1.25V	1			μΑ
$V_{pwh}$	PWM High Level Voltage		3.25			V
I <sub>pwh</sub>	PWM Pin Current	V <sub>pw</sub> =3.25V			10	μΑ
V <sub>pwhhyst</sub>	PWM Hysteresis Voltage		0.5			V
٧.	PWM Clamp Voltage	I <sub>pw</sub> = 1 mA	V <sub>CC</sub> +0.3	V <sub>CC</sub> +0.7	V <sub>CC</sub> +1.0	V
$V_{pwcl}$	F vvivi Ciamp voltage	$I_{pw} = -1 \text{ mA}$	-6.0	-4.5	-3.0	V
CINPWM	PWM Pin Input Capacitance	V <sub>IN</sub> =2.5V			25	pF

# Table 11. Switching ( $V_{CC}$ =13V, $R_{LOAD}$ =0.87 $\Omega$ )

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
f	PWM Frequency		0		20	kHz
t <sub>d(on)</sub>	Turn-on Delay Time	Input rise time < 1µs (see fig. 8)			250	μs
t <sub>d(off)</sub>	Turn-off Delay Time	Input rise time < 1µs (see fig. 8)			250	μs
t <sub>r</sub>	Rise Time	(see fig. 7)		1	1.6	μs
t <sub>f</sub>	Fall Time	(see fig. 7)		1.2	2.4	μs
t·	Delay Time During Change of	(see fig. 6)	300	600	1800	c
t <sub>DEL</sub>	Operating Mode	(see lig. 6)	300	300   600		μS
	High Side Free Wheeling	(acc fig. 0)		110		
t <sub>rr</sub>	Diode Reverse Recovery Time	(see fig. 9)		110		ns
		9V <v<sub>CC&lt;16V;</v<sub>				
t <sub>off(min)</sub>	PWM Minimum off time	-40°C <t<sub>j&lt;150°C;</t<sub>			6	μs
		I <sub>OUT</sub> =15A				

# **Table 12. Protection And Diagnostic**

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
1/1105	Undervoltage Shut-down				9 54 200	V
V <sub>USD</sub>	Undervoltage Reset			4.7		V
V <sub>OV</sub>	Overvoltage Shut-down		16	19	22	V
I <sub>LIM</sub>	High-Side Current Limitation		30	50	70	Α
V <sub>CLP</sub>	Total Clamp Voltage	I <sub>OUT</sub> =15A	43	48	54	V
V CLP	(V <sub>CC</sub> to GND)	1001=13A	45	40	34	V
T <sub>TSD</sub>	Thermal Shut-down	V <sub>IN</sub> = 3.25 V	150	175	200	°C
TISD	Temperature	V IN = 5.25 V	130	173	200	
T <sub>TR</sub>	Thermal Reset Temperature		135			°C
T <sub>HYST</sub>	Thermal Hysteresis		7	15		°C

## **ELECTRICAL CHARACTERISTICS** (continued)

Table 13. Current Sense (9V<V<sub>CC</sub><16V)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
K <sub>1</sub>	Iout/Isense	I <sub>OUT</sub> =30A; R <sub>SENSE</sub> =1.5kΩ	9665	11370	13075	
IX1	IOU I/ISENSE	T <sub>j</sub> = - 40 to 150°C	3003	11370	13073	
K <sub>2</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> =8A; R <sub>SENSE</sub> =1.5kΩ	9096	11370	13644	
172	OUT/ SENSE	T <sub>j</sub> = - 40 to 150°C	3030	11370	13044	
dK <sub>1</sub> / K <sub>1</sub> (*)	Analog sense current drift	$I_{OUT}$ =30A; $R_{SENSE}$ =1.5k $\Omega$	-8		+8	%
GR(1 / R(1 ( )	Analog sense current unit	T <sub>j</sub> = - 40 to 150°C	-0		10	70
dK <sub>2</sub> / K <sub>2</sub> (*)	Analog sense current drift	$I_{OUT} > 8A$ ; $R_{SENSE} = 1.5k\Omega$	-10		+10	%
urt2/1t2()	Analog sense current unit	T <sub>j</sub> = - 40 to 150°C	-10		+10	70
locuoco	Analog Sense Leakage	I <sub>OUT</sub> =0A; V <sub>SENSE</sub> =0V;	0		65	μА
ISENSEO	Current	T <sub>j</sub> = - 40 to 150°C	0		0.5	μΑ

Note:(\*) Analog sense current drift is deviation of factor K for a given device over (-40°C to 150°C and 9V<V<sub>CC</sub><16V) with respect to it's value measured at  $T_j$ =25°C,  $V_{CC}$ =13V.

#### **WAVEFORMS AND TRUTH TABLE**

#### **Table 14. Truth Table In Normal Operating Conditions**

In normal operating conditions the  $DIAG_X/EN_X$  pin is considered as an input pin by the device. This pin must be externally pulled high.

PWM pin usage: in all cases, a "0" on the PWM pin will turn-off both  $\mathsf{LS}_\mathsf{A}$  and  $\mathsf{LS}_\mathsf{B}$  switches. When PWM rises back to "1",  $\mathsf{LS}_\mathsf{A}$  or  $\mathsf{LS}_\mathsf{B}$  turn on again depending on the input pin state.

INA	IN <sub>B</sub>	DIAG <sub>A</sub> /EN <sub>A</sub>	DIAG <sub>B</sub> /EN <sub>B</sub>	OUTA	OUTB	cs	Operating mode
1	1	1	1	Н	Н	High Imp.	Brake to V <sub>CC</sub>
1	0	1	1	Н	L	I <sub>SENSE</sub> =I <sub>OUT</sub> /K	Clockwise (CW)
0	1	1	1	L	Н	I <sub>SENSE</sub> =I <sub>OUT</sub> /K	Counterclockwise (CCW)
0	0	1	1	L	L	High Imp.	Brake to GND




Figure 5. Typical Application Circuit For Dc To 20khz PWM OperationShort Circuit Protection

In case of a fault condition the  $DIAG_X/EN_X$  pin is considered as an output pin by the device.

The fault conditions are:

- overtemperature on one or both high sides (for example if a short to ground occurs as it could be the case described in line 1 and 2 in the table below);

- short to battery condition on the output (saturation detection on the Low-Side Power MOSFET).

Possible origins of fault conditions may be:

 $\mathsf{OUT}_\mathsf{A}$  is shorted to ground ---> overtemperature detection on high side A.

 $\mbox{OUT}_{\mbox{\scriptsize A}}$  is shorted to  $\mbox{\scriptsize V}_{\mbox{\scriptsize CC}}$  ---> Low-Side Power MOSFET saturation detection.

When a fault condition is detected, the user can know

which power element is in fault by monitoring the IN<sub>A</sub>, IN<sub>B</sub>, DIAG<sub>A</sub>/EN<sub>A</sub> and DIAG<sub>B</sub>/EN<sub>B</sub> pins.

In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn-on the respective output  $(\mathsf{OUT}_X)$  again, the input signal must rise from low to high level.

Table 15. Truth Table In Fault Conditions (Detected On OUTA)

INA	IN <sub>B</sub>	DIAG <sub>A</sub> /EN <sub>A</sub>	DIAG <sub>B</sub> /EN <sub>B</sub>	OUTA	OUTB	cs
1	1	0	1	OPEN	Н	High Imp.
1	0	0	1	OPEN	L	High Imp.
0	1	0	1	OPEN	Н	I <sub>OUTB</sub> /K
0	0	0	1	OPEN	L	High Imp.
Х	Х	0	0	OPEN	OPEN	High Imp.
Х	1	0	1	OPEN	Н	I <sub>OUTB</sub> /K
Х	0	0	1	OPEN	L	High Imp.
				1	•	
	Fault Information			Protection	n Action	

**Table 16. Electrical Transient Requirements** 

ISO T/R 7637/1 Test Pulse	Test Level	Test Level II	Test Level	Test Level IV	Test Levels Delays and Impedance
1	-25V	-50V	-75V	-100V	2ms, $10\Omega$
2	+25V	+50V	+75V	+100V	0.2ms, 10Ω
3a	-25V	-50V	-100V	-150V	0.1μs, 50Ω
3b	+25V	+50V	+75V	+100V	0.1μs, 50Ω
4	-4V	-5V	-6V	-7V	100ms, 0.01Ω
5	+26.5V	+46.5V	+66.5V	+86.5V	400ms, 2Ω

ISO T/R 7637/1 Test Pulse	Test Levels Result	Test Levels Result	Test Levels Result	Test Levels Result IV
1	С	С	С	С
2	С	С	С	С
3a	С	С	С	С
3b	С	С	С	С
4	С	С	С	С
5	С	E	E	E

Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

### **Reverse Battery Protection**

Three possible solutions can be thought of:

- a) a Schottky diode D connected to V<sub>CC</sub> pin
- b) a N-channel MOSFET connected to the GND pin (see Typical Application Circuit on page 8)
- c) a P-channel MOSFET connected to the V<sub>CC</sub> pin

The device sustains no more than -30A in reverse battery conditions because of the two Body diodes of the Power MOSFETs. Additionally, in reverse battery condition the I/Os of VNH2SP30-E will be pulled down to the  $V_{CC}$  line (approximately -1.5V). Series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If  $I_{Rmax}$  is the maximum target reverse current through  $\mu C$  I/Os, series resistor is:

 $R = \frac{V_{IOs}^{-} V_{CC}}{I_{Rmax}}$ 











Figure 7. Definition Of The Low Side Switching Times

















Figure 11. Waveforms In Full Bridge Operation (continued)

Figure 12. Half-bridge Configuration




Figure 13. Multi-motors Configuration




Figure 14. On State Supply Current




Figure 15. High Level Input Current




Figure 16. Input High Level Voltage




Figure 17. Off State Supply Current




Figure 18. Input Clamp Voltage




Figure 19. Input Low Level Voltage




Figure 20. Input Hysteresis Voltage




Figure 21. Delay Time during change of operation mode




Figure 22. High Level Enable Voltage




Figure 23. High Level Enable Pin Current




Figure 24. Enable Clamp Voltage




Figure 25. Low Level Enable Voltage





Figure 26. PWM High Level Voltage






Figure 28. Undervoltage Shutdown




Figure 29. PWM Low Level Voltage




Figure 30. Overvoltage Shutdown





Figure 31. Current Limitation



 $\label{eq:Figure 32.} \textbf{On State High Side Resistance Vs.}$ 

T<sub>case</sub> Ronhs (mOhm) 40 35 Vcc=9V; 16V lout=15A 30 25 10 5 -50 75 100 125 150 Tc (°C)

Figure 33. Turn-on Delay Time




Figure 34. Output Voltage Rise Time




Figure 35. On State Low Side Resistance Vs.  $$T_{\rm case}$$ 




Figure 36. Turn-off Delay Time





Figure 37. Output Voltage Fall Time



#### MultiPowerSO-30<sup>TM</sup> Thermal Data

Figure 38. MultiPowerSO-30™ PC Board




Figure 39. Chipset Configuration




Figure 40. Auto and mutual R<sub>thj-amb</sub> Vs PCB copper area in open box free air condition (according to page 20 definitions)




Table 17. Thermal Calculation In Clockwise And Anti-clockwise Operation In Steady-state Mode

HSA	HSB	LSA	LS <sub>B</sub>	T <sub>jHSAB</sub>	T <sub>jLSA</sub>	T <sub>jLSB</sub>
ON	OFF	OFF	ON	P <sub>dHSA</sub> X R <sub>thHS</sub> + P <sub>dLSB</sub> X R <sub>thHSLS</sub> + T <sub>amb</sub>	P <sub>dHSA</sub> x R <sub>thHSLS</sub> + P <sub>dLSB</sub> x R <sub>thLSLS</sub> + T <sub>amb</sub>	$P_{dHSA} X R_{thHSLS} + P_{dLSB} X$ $R_{thLS} + T_{amb}$
OFF	ON	ON	OFF	$P_{dHSB}  X  R_{thHS}  + P_{dLSA}  X  R_{thHSLS}  + T_{amb}$	P <sub>dHSB</sub> x R <sub>thHSLS</sub> + P <sub>dLSA</sub> x R <sub>thLS</sub> + T <sub>amb</sub>	$P_{dHSB}  X  R_{thHSLS}  + P_{dLSA}  X  $ $R_{thLSLS}  + T_{amb}$

**Thermal Resistances Definition** (values according to the PCB heatsink area)

 $R_{thHS} = R_{thHSA} = R_{thHSB} = High Side Chip$ Thermal Resistance Junction to Ambient (HS<sub>A</sub> or HS<sub>B</sub> in ON state)

 $R_{thLS} = R_{thLSA} = R_{thLSB} = Low Side Chip Thermal$ Resistance Junction to Ambient

 $R_{thHSLS} = R_{thHSALSB} = R_{thHSBLSA} = Mutual$ Thermal Resistance Junction to Ambient between High Side and Low Side Chips

**R**<sub>thLSLS</sub> = R<sub>thLSALSB</sub> = Mutual Thermal Resistance Junction to Ambient between Low Side Chips

## Single Pulse Thermal Impedance Definition

(values according to the PCB heatsink area)

**Z**<sub>thHS</sub> = High Side Chip Thermal Impedance
Junction to Ambient

 $Z_{thLS} = Z_{thLSA} = Z_{thLSB} = Low Side Chip Thermal Impedance Junction to Ambient$ 

 $Z_{thHSLS} = Z_{thHSABLSA} = Z_{thHSABLSB} = Mutual$ Thermal Impedance Junction to Ambient between High Side and Low Side Chips

**Z**<sub>thLSLS</sub> = Z<sub>thLSALSB</sub> = Mutual Thermal Impedance Junction to Ambient between Low Side Chips

#### Thermal Calculation In Transient Mode (\*)


 $T_{jHSAB} = Z_{thHS} \times P_{dHSAB} + Z_{thHSLS} \times (P_{dLSA} + P_{dLSB}) + T_{amb}$   $T_{jLSA} = Z_{thHSLS} \times P_{dHSAB} + Z_{thLS} \times P_{dLSA} + Z_{thLSLS} \times P_{dLSB} + T_{amb}$ 

 $\begin{aligned} T_{jLSB} &= Z_{thHSLS} \ x \ P_{dHSAB} + Z_{thLSLS} \ x \ P_{dLSA} + Z_{thLS} \\ x \ P_{dLSB} + T_{amb} \end{aligned}$ 


#### **Pulse Calculation Formula**

$$\begin{split} \textbf{Z}_{TH\delta} &= \textbf{R}_{TH} \cdot \delta + \textbf{Z}_{THtp} (1 - \delta) \\ \text{where} & \delta = \textbf{t}_p / T \end{split}$$

(\*) Calculation is valid in any dynamic operating condition.  $P_d$  values set by user.










Figure 43. Thermal fitting model of an H-Bridge in MultiPowerSO-30

Table 18. Thermal Parameter (\*)

Area/island (cm <sup>2</sup> )	Footprint	4	8	16
R1=R7 (°C/W)	0.05			
R2=R8 (°C/W)	0.3			
R3 (°C/W)	0.5			
R4 (°C/W)	1.3			
R5 (°C/W)	1.4			
R6 (°C/W)	44.7	39.1	31.6	23.7
R9=R15 (°C/W)	0.2			
R10=R16 (°C/W)	0.4			
R11=R17 (°C/W)	0.8			
R12=R18 (°C/W)	1.5			
R13=R19 (°C/W)	20			
R14=R20 (°C/W)	46.9	36.1	30.4	20.8
R21=R22=R23 (°C/W)	115			
C1=C7 (W.s/°C)	0.005			
C2=C8 (W.s/°C)	0.008			
C3=C11=C17 (W.s/°C)	0.01			
C4=C13=C19 (W.s/°C)	0.3			
C5 (W.s/°C)	0.6			
C6 (W.s/°C)	5	7	9	11
C9=C15 (W.s/°C)	0.003			
C10=C16 (W.s/°C)	0.006			
C12=C18 (W.s/°C)	0.075			
C14=C20 (W.s/°C)	2.5	3.5	4.5	5.5


Note: (\*) The blank space means that the value is the same as the previous one.

## **PACKAGE MECHANICAL**


Table 19. MultiPowerSO-30 Mechanical Data

0		millimeters	
Symbol -	Min.	Тур	Max.
A			2.35
A2	1.85		2.25
A3	0		0.1
В	0.42		0.58
С	0.23		0.32
D	17.1	17.2	17.3
Е	18.85		19.15
E1	15.9	16	16.1
е		1	
F1	5.55		6.05
F2	4.6		5.1
F3	9.6		10.1
L	0.8		1.15
N			10deg
S	0deg		7deg

Figure 44. MultiPowerSO-30 Package Dimensions







## **REVISION HISTORY**

Date	Revision	Description of Changes
Sep. 2004	1	- First issue.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com